[1]梁旭明, 张平, 常勇.高压直流输电技术现状及发展前景[J].电网技术, 2012, 36(4):1-9[2]Liang Xuming, Zhang Ping, Chang Yong.Recent advances in high-voltage direct-current power transmission and its developing potential[J].Power System Technology, 2012, 36(4):1-9[3] 邓二平, 张经纬, 李尧圣, 等.焊接式IGBT模块与压接型IGBT器件可靠性差异分析[J]. 半导体技术, 2016(11):801-810.[J].半导体技术, , :801-810[4]DENG E P, ZHANG J W, LI Y S, et al.Analysis of the reliability difference between IGBT modules and presspack IGBTs[J].Semiconductor Technology, 2016, 41(11):801-810[5]Semiconductor Quality and Reliability Handbook, Chapter 2 Semiconductor Device Reliability Verification[M/OL].[2012-11-06][6] 罗俊, 陈世钗, 胡盛东, 等.半导体器件老炼筛选试验设计[J]. 微电子学, 2014, 44(3).[7]LUO Jun, CHEN Shi-chai, HU Sheng-dong, et al.Design of aging screening test for semiconductor devices[J].Microelectronics, 2014, 44(3):392-394[8] 樊强.高加速寿命试验和高加速应力筛选试验技术综述[J]. 电子产品可靠性与环境试验, 2011, 29(4).[9]FAN Q.Overview of HALT & HASS[J].Electronic Product Reliability and Environmental Testing, 2011, 29(4):58-62[10]International Electrotechnical Commission.Semiconductor devicesdiscrete devices-part 9: insulated-gate bipolar transistors (IGBTs): IEC 60747-9[S]. Switzerland, 2001.[11] Department of Defense Supply Center.Semiconductor devices, general specification for: MIL-PRF-19500N[S]. 2005.[12]Maiga C O, Tala-Ighil B, Toutah H, et al.Non-punch-through insulated gate bipolar transistors under high temperature gate bias and high temperature reverse bias stresses-hard-switching performances evolution[C]// European Conference on Power Electronics & Applications. IEEE, 2006.[13]Ma?ga, Cheick Oumar, Toutah H, Talaighil B, et al.Comparison Between the Behaviour of Punch-Through and Non-Punch-Through Insulated Gate Bipolar Transistors Under High Temperature Reverse Bias Stress[J].Microelectronics Reliability, 2004, 44(9-11):1461-1465[14]Sambi M, Gallo M, Galbiati P.190V N-channel lateral IGBT integration in SOI 0.35 μm BCD technology[C]// 2008 IEEE International Electron Devices Meeting. IEEE, 2009.[15]N.To?i?,BPe?i?,N.Stojadinovi?. High-temperature-reverse-bias testing of power VDMOS transistors[J].Microelectronics and Reliability, 1997, 37(10-11):1759-1762[16]Okayama T, Arthur S D, Rao R R, et al.Stability and 2-D Simulation Studies of Avalanche Breakdown in 4H-SiC DMOSFETs With JTE[J].IEEE Transactions on Electron Devices, 2008, 55(2):489-494[17]Counter-Doped JTE, an Edge Termination for HV SiC Devices With Increased Tolerance to the Surface Charge[J].IEEE Transactions on Electron Devices, 2015, 62(2):354-358.[18]Consentino G, De Pasquale D, Galiano S, et al.Innovative instrumentation for HTRB tests on semiconductor power devices[M]. 2013.[19]Hu J, Stoffels S, Zhao M, et al.Time-Dependent Breakdown Mechanisms and Reliability Improvement in Edge Terminated AlGaNGaN Schottky Diodes Under HTRB Tests[J].IEEE Electron Device Letters, 2017, 38(3):371-374[20]Green R, Lelis A, Habersat D.Application of reliability test standards to SiC Power MOSFETs[C]// Reliability Physics Symposium. IEEE, 2011.[21]Hoffmann F, Mihaila A, Kranz L, et al.Long term high temperature reverse bias (HTRB) test on high voltage SiC-JBS-diodes[C]// 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD). IEEE, 2018.[22]Hiroyuki M, Renichi Y, Akio S.Two Mechanisms of Charge Accumulation in Edge Termination of 4H-SiC Diodes Caused by High-Temperature Bias Stress and High-Temperature and High-Humidity Bias Stress[J]. IEEE Transactions on Electron Devices, 2018:1-8.[23]Avino-Salvado O, Cheng C, Buttay C, et al.SiC MOSFETs robustness for diode-less applications[J]. EPE Journal, 2018:1-8.[24]Fabian J H, Hartmann S, Hamidi A .Analysis of insulation failure modes in high power IGBT modules[C]// Industry Applications Conference. IEEE, 2005. |